Path: HomeComment

A heuristic fault based optimization approach to reduce test vectors count in VLSI testing