GDL

Journal from gdlhub / 2017-08-12 12:34:04
Oleh : soufiane Oukili, Seddik Bri, Telkomnika
Dibuat : 2017-03-11, dengan 1 file

Keyword : security, Advanced Encryption Standard, high throughput, full-pipelining, S-box, FPGA
Url : http://journal.uad.ac.id/index.php/TELKOMNIKA/article/view/4713
Sumber pengambilan dokumen : web

Owing to the worldwide increase of electronic communications and transactions, security has become an indispensable feature of all systems and applications. Advanced Encryption Standard (AES) is one of the most widely secure and used symmetric encryption algorithms today. In this paper, we present high throughput full-pipelining implementation of AES algorithm, using the least amount of possible hardware. Substitution box (S-box) is the only non-linear step in this algorithm. It is the most complicated and costly part of the system. Consideration on high delay and hardware cost required for this transformation, we proposed pipelined S-box implementation by using composite field, to deal with the critical path and the occupied memory. In addition, efficient key expansion architecture suitable for our proposed AES design is also presented. The implementation has been successfully done by Virtex-5 XC5VLX85 and Virtex-6 XC6VLX75T Field Programmable Gate Array (FPGA) devices using Xilinx ISE 14.7. Our high throughput AES design achieves a data encryption rate of 108.69 Gbps and uses only 6361 slices. Compared to the best previous works, this implementation improves data throughput by 5.61% and reduces the occupied memory by 77.69%.

Beri Komentar ?#(0) | Bookmark

Properti	Nilai Properti
ID Publisher	gdlhub
Organisasi	Telkomnika
Nama Kontak	Herti Yani, S.Kom
Alamat	Jln. Jenderal Sudirman
Kota	Jambi
Daerah	Jambi
Negara	Indonesia
Telepon	0741-35095
Fax	0741-35093
E-mail Administrator	elibrarystikom@gmail.com
E-mail CKO	elibrarystikom@gmail.com